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Convex Optimization of Real Time SoC 
L. Yavits, A. Morad, R. Ginosar, U. Weiser 
Abstract—Convex optimization methods are employed to optimize a real-time (RT) system-on-chip (SoC) under a variety of 
physical resource-driven constraints, demonstrated on an industry MPEG2 encoder SoC. The power optimization is compared to 
conventional performance-optimization framework, showing a factor of two and a half saving in power. Convex optimization is 
shown to be very efficient in a high-level early stage design exploration, guiding computer architects as to the choice of area, 
voltage, and frequency of the individual components of the Chip Multiprocessor (CMP). 
Index Terms— Chip Multiprocessor, Analytical Performance Models, Resource Allocation Optimization, Convex Optimization.   
——————————      —————————— 
1 INTRODUCTION AND RELATED WORK 
ptimization became an important part of Chip Multi-
processor (CMP) research in recent years. Typically, 
performance is the main objective of the CMP optimi-
zation [1][4][16][21][24][28]. Recognizing the critical im-
portance of other CMP design aspects such as power con-
sumption, many researchers target optimization of a com-
bination of performance and power, such as energy-delay 
product [2][3][9]. Some of the optimization studies solve a 
constrained optimization problem, for example optimizing 
the performance or energy-delay product under con-
strained area budget, etc. [2][4][16].  
While the performance is a sensible optimization objec-
tive in a large variety of CMPs, there is a subclass of CMPs 
in which it makes less sense. Those are the real time (RT) 
CMPs, i.e. CMPs which are designed to perform within 
certain time limits. Examples of such CMPs are video and 
audio processors and codecs, e.g. [6]. Optimization of such 
RT CMPs is the subject of the present work. The objective 
of our optimization framework is the power consumption, 
while performance (execution time) is addressed as one of 
the optimization constraints. We extend the MultiAmdahl 
framework [4][28] by adding the frequency and supply 
voltage to the optimization problem both as optimization 
variables and constraints. 
Another contribution of this study is the application of 
convex optimization methodology [22] to power and per-
formance optimization of physical resource-constrained 
CMP. It has been shown that a wide variety of engineering 
optimization problems can be reduced to a convex optimi-
zation framework [22]. While the majority of prior work 
solves the optimization problem by analytical techniques 
(such as Lagrange multipliers) or design exploration by 
simulation, we formulate the optimization problem as a 
convex one, and utilize an off-the-shelf solver that finds the 
global optimum in a very short time. This approach can be 
efficient for high-level early stage design exploration, 
guiding computer architects as to the initial choice of area, 
voltage, and frequency of the individual components of the 
CMP. 
Analytical optimization is a popular optimization tool. 
Alameldeen [1] used analytical modeling to study the 
trade-off between the number of CMP cores and cache size.  
Eliyada et al. [3] optimized frequency and supply voltage 
for CMP using unconstrained optimization method with 
an objective to minimize the energy-delay product. Oh at 
el. [24] suggested optimization of L1 and L2 cache sizes by 
partitioning of a constrained cache area among them, and 
evaluating the effect of such partition on the resulting per-
formance of the CMP. Rotem et al. [9] developed tools for 
unconstrained optimization of power consumption in 
CMP. Cassidy et al. [2] studied area-constrained CMP op-
timization and optimal area allocation among core and 
cache using an energy-delay objective function. Present au-
thors [16] researched optimal allocation of constrained re-
sources among a CMP cache hierarchy levels. Zaidenberg 
et al. [28] introduced MultiAmdahl, a resource constrained 
optimization framework for optimal resource allocation in 
CMP. Morad et al. [4] researched optimal accelerator selec-
tion and area division among them in heterogeneous CMP.  
A number of simulation based optimization studies 
have also been conducted. Isci et al. [7] developed a global 
CMP power management policy, optimizing the perfor-
mance at a given power budget. Heo et al. [23] designed a 
framework of reducing the power density and peak tem-
perature by moving computation between multiple repli-
cated units.  Zhao et al. [18] developed a constraint-aware 
analysis methodology that uses chip area and bandwidth 
as constraints. Huh et al. [12] evaluated cores of different 
sizes and concluded that lack of bandwidth scaling will 
promote the use of larger cores.    
 This research uses analytical modeling. We utilize the 
performance, execution delay and power models devel-
oped by Wentzlaff et al. [8], Hardavellas et al. [21], Loh [10], 
Butts et al. [11] and Yavits et al. [16][17]. The analysis is ap-
plied to an industrial SoC [6]. 
The rest of this paper is organized as follows. Section 2 
presents the experimental setup for the case study. Section 
3 describes the analytical models used in optimization. Sec-
tion 4 details the optimization framework. Section 5 offers 
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conclusions. 
2 EXPERIMENTAL SETUP  
 We apply optimization to an industry RT MPEG2 en-
coder System-On-Chip (SoC) [6][15] (Fig. 1). This MPEG2 
encoder is a heterogeneous CMP, designated for TV broad-
cast applications, performing real time video, audio and 
transport stream encoding. The SoC [15] encodes 30 Stand-
ard Definition (SD) video frames per second, 39 audio 
frames (comprising one second of audio), and multiplexes 
video and audio bit streams into a MPEG2 transport 
stream. The MPEG2 encoder SoC (Fig. 1) consists of the fol-
lowing processing units (accelerators): Video Input Proces-
sor (VIP), Digital Signal Processor (DSP), Motion Estimator 
(ME), BitStream Processor (BSP), Transport Multiplexor 
(MUX), Audio Encoder (AUD), Central Controller (CCTR) 
and DRAM Controller (MCTR). All these units have differ-
ent architectures and instruction sets.  
The operation in the RT MPEG2 encoder SoC of Fig. 1 is 
pipelined, such that each video processing unit (VIP, DSP, 
ME, BSP) processes one video macroblock (a 16x16 pixel 
segment of a video frame) at a time. The AUD must be syn-
chronized to the video processing units, to process the rel-
evant portions of audio frames in each video frame period 
(approximately 30ms per SD frame). MUX is more loosely 
synchronized to the video and audio processing pipelines 
but it also must maintain strict real time and buffer size re-
quirements. Hence the execution delay of all internal pro-
cessing units of the MPEG2 encoder is strictly constrained 
by the RT requirements. The difference between this SoC 
and a non-real time CMP is that there is no need to mini-
mize the execution delay beyond that constraint, since 
there is no need to encode broadcast video and audio faster 
than their “natural” frame rate.  
In Section 4 below we derive the execution delay con-
straints, the area and power figures for each processing 
unit from the MPEG2 encoder [15] simulation.      
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Fig. 1. MPEG2 Encoder Architecture [15] 
 
3 ANALYTICAL MODEL 
The execution delay of a processing unit (accelerator) 
can be presented as    
   =         
    
  
,   = 1, … ,   (1) 
where   is the number of processing units,    is a baseline 
(un-accelerated) delay,    is  
   processing unit area,        
is the inverse speedup of the     accelerator as a function of 
its area, relative to a baseline implementation of the accel-
erator with area       and operating frequency     ;    is 
the operating frequency of the     accelerator. 
Following the methodology established in [20], [28] and 
[4], we express the inverse speedup of a processing unit as 
a power law of its area, as follows: 
       ∝   
  ,       0.3 ≤   < 1 (2) 
The exponent   spans from 0.3 for units which are diffi-
cult to accelerate by allocating additional area (such as the 
CCTR), through 0.5 (for a general purpose processor such 
as the AUD) to 0.95 (for massively parallel fine grain array 
architecture such as the ME). One possible technique of es-
timating    is presented in Fig. 2(a) for the ME unit and in 
Fig. 2(b) for the DSP unit respectively. Fig. 2 plots the [area-
inverse speedup] points corresponding to a number of po-
tential configurations of each unit. The   value is obtained 
by least square interpolation, also shown in the figure.       
 
 
Fig. 2. Example of    estimation for (a) ME and (b) DSP 
 
The relation between the operating frequency and sup-
ply voltage depends on the voltage level. We assume the 
following power law operating frequency - supply voltage 
dependency: 
   ∝   
 ,   1 ≤   ≤ 3 (3) 
where   is 1 for a normal operating range (0.8  ≤    ≤
1.2 ) [3][9], but can be as much as 3 for near-threshold 
voltage levels [14].  
The dynamic power consumption of a unit    can be 
presented as follows: 
   ∝       
 ,      = 1, … ,   (4) 
The static (leakage) power of a unit     can be presented 
as follows [11]:  
    ∝     ,        = 1, … ,   (5) 
4 OPTIMIZATION FRAMEWORK 
In this section we define the convex optimization, for-
mulate the optimization problem, and present the results 
  
of optimization using the RT MPEG2 encoder case study. 
4.1 Convex Optimization 
A mathematical optimization problem has the form: 
Minimize  ( ) 
Subject to   ( ) ≤   ,   = 1, … ,   
where   = (  , … . ,   ) is the optimization variable of the 
problem,   ( ) is the objective function,   ( ) are the con-
straint functions and    are the limits for the constraints. 
Convex optimization problem is one in which the objective 
and the constraint functions are convex, i.e. they satisfy the 
inequality  (   +   ) ≤   ( ) +   ( ) [22].  
4.2 Problem Formulation 
The performance optimization problem (minimization 
of the execution delay) under constrained area, supply 
voltage and operating frequency can be presented as fol-
lows: 
            max     =         
    
  
   
                        ≤       
   ∝   
   
      ≤    ≤        
     ≤    ≤      (6) 
     ≤    ≤       
  = {  , … ,   ,   , …   ,   , … ,   },     = 1, … . ,     
If we substitute    =      in (6), our optimization prob-
lem reverts to MultiAmdahl [28]. 
In non-RT CMP, maximizing performance is a legiti-
mate optimization goal. However, in RT CMP, maximizing 
the performance may lead to performance “slack”, so that 
execution completes faster than required by the RT con-
straint. This typically comes at the cost of excessive power 
consumption. As we show in this study, such power re-
dundancy may be disproportionate to the execution delay 
gain which it enables, so that the total execution energy is 
higher. 
We suggest using the power consumption as an objec-
tive function, and the execution delay as a constraint. By 
optimizing the power, we also optimize the area, since 
both dynamic and static power consumptions are propor-
tional to the die area. The optimization problem can be 
written as follows: 
          (   +    )
 
   
  
                        ≤       
        
    
  
≤        
   ∝   
   
      ≤    ≤       (7) 
     ≤    ≤       
     ≤    ≤       
  = {  , … ,   ,   , …   ,   , … ,   },     = 1, … . ,     
where       is the per-unit RT constraint. The limit values 
for MPEG2 encoder [6][15] are summarized in TABLE 1. 
 
TABLE 1 
LIMIT VALUES FOR MPEG2 ENCODER UNITS [6][15] 
Variable Min Value Max Value 
   100    ∀  2    ∀  
   0.8  ∀  1.2  ∀  
   {. 05 .2 . 4 .5 .1 .5 .5 1}  
  {. 1 .3 .6 .8 .2 2 1 4}    
The order of units is {MCTR BSP MUX AUD CCTR DSP VIP ME} 
 
Since the subject of our optimization framework is an 
application specific SoC, varying the unit area in the 
      −       range results mainly in duplicating or re-
moving computational elements and alike. It does not in-
volve changing the microarchitecture. Therefore the area 
change is not expected to affect the operating frequency, 
which allows an independent optimization of the latter.  
We use cvx MATLAB solver [19] to solve the optimiza-
tion problems (6) and (7). Since the objective functions in 
both problems are not convex, we convert them into a con-
vex representation by logarithmization before using the 
solver. Optimization runs are performed on Intel® 
Core2™ Q8400 CPU with operating frequency of 2.67GHz 
and 8GB RAM, and take approximately 10 sec per run.  
4.3 Case Study 
Fig. 3 summarizes the results of convex optimization 
applied to the RT MPEG2 encoder [15] of an industrial SoC 
[6]. Fig. 3(a) shows the optimal area per unit for optimiza-
tion problems (6) and (7); Fig. 3(b) presents the optimal fre-
quencies per unit; Fig. 3(c) shows the optimal voltage sup-
ply values per unit; and Fig. 3(d) presents the optimal 
power consumptions per unit.  
When optimizing for power, the area allocation is lower 
for all units (compared to execution time optimization) ex-
cept for VIP and ME. The latter is counterintuitive, since 
power is proportional to area and hence common sense re-
quires the area to be minimal in a power-optimal design. 
The reason for the exception is the higher activity and de-
gree of parallelism of VIP and ME (  is 0.9 and 0.95 accord-
ingly) comparing to the rest of units (with   under 0.8).  
The frequencies are generally lower by 20%-25% in the 
power-optimal design.  
The supply voltages differ quite significantly, with 
power-optimal design taking the lower end of the scale 
(below 0.9V) and time-optimal design spanning the upper 
end of the scale (around 1.2V). The reason is the quadratic 
dependency of dynamic power on the supply voltage.  
The difference in power consumption is most apparent 
in large massively parallel units. It reaches ~2.6 times for 
ME and VIP while slightly decreasing in predominantly se-
quential, less power hungry units.   
The optimization results exhibit little dependence on 
the value of   ((3)). The main difference between    = 3 
(Fig. 3) and   = 1 is that the supply voltage in power-opti-
mal design drops to the minimum (0.8V) for all units, while 
for   = 3, it varies in the range of 0.8V to 0.9V. 
  
When minimizing the power consumption, the execu-
tion delay of each processing unit equals its RT constraint 
(30 ms in the RT MPEG2 encoder case study).  When min-
imizing the max   , the worst execution delay reaches 
80% of the RT constraint. On the other hand, the power 
consumption of the performance-optimal MPEG2 en-
coder is 2.5 times the power consumption of the power-
optimal design on average. Hence the total execution 
energy of the power-optimal design is half the execu-
tion energy of the execution time-optimal design.  
5 CONCLUSIONS 
Performance is a typical objective in CMP optimization. 
However there is a subclass of CMPs in which optimizing 
the performance makes less sense. Those are the real time 
(RT) CMPs, i.e. CMPs which are designed to perform 
within certain time limits. Optimization of such RT CMPs 
is the subject of the present work. The objective of our op-
timization framework is the power consumption, while 
performance (execution time) is addressed as one of the 
optimization constraints.  
We apply a convex optimization framework to optimize 
the MPEG2 encoder [15] of an industrial SoC [6], targeting 
the power optimization under the RT constraint. We com-
pare it to a conventionally performance-optimized MPEG2 
encoder. We find that the performance-optimal MPEG2 
encoder reaches better than needed performance at a cost 
of higher power. In contrast, a power-optimal MPEG2 en-
coder reaches much lower power consumption, while 
maintaining the RT execution requirements.  
We find that convex optimization is a powerful tool for 
optimizing complex architectures with a variety of physi-
cal constraints. It allows computer architects to obtain the 
globally-optimal results while considerably reducing the 
optimization time. While convex optimization relies on an-
alytical modeling and hence cannot replace the full design 
space exploration, it can be very efficient for a high-level 
early stage of such exploration, guiding computer archi-
tects as to the initial choice of area, voltage, and frequency 
of the individual components of the CMP. 
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Fig. 3. Power vs. Execution Time (Delay) Optimization Results: (a) Optimal 
Area; (b) Optimal Frequency; (c) Optimal Supply Voltage (Vdd); (d) Opti-
mal Power; all modeled for  =3  
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